Can anybody tell me what is the difference in simulation and synthesis by putting what I call assignments inside processes? The only thing I can tell is that in ModelSim, the workspace list will have a process name label on the assignment rather than a line__xx label.
a <= b and c;
or
a_process(b,c)
begin
a <= b and c;
end process;
pls helps
Bookmarks