I am currently operating on inclusion property in multilevel of cache system; I want to know that in Multi-core architecture of Intel, does Intel ensure inclusion property at every level of cache coherency? And also there are two techniques snooping and invalidation for ensuring cache coherency, which of the one does Intel processors use?
Bookmarks